+
+
+
+
+ ------- + —
-+
| jtagppc_0_0_JTGC405TCK | Local |
| 1 1 0.000
| 2.026
|
The Delay Summary Report
The SCORE FOR THIS DESIGN is: 218
The NUMBER OF SIGNALS NOT COMPLETELY ROUTED for this design is: 0
The AVERAGE CONNECTION DELAY for this design is:
1.247
The MAXIMUM PIN DELAY IS:
8.002
The AVERAGE CONNECTION DELAY on the 10 WORST NETS is: 4.661
Listing Pin Delays by value: (nsec)
d < 2.00 < d < 4.00 < d < 6.00 < d < 8.00 < d < 9.00 d >= 9.00
54
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
10328
1777
74
6
2
0
Timing Score: 0
Asterisk (*) preceding a constraint indicates it was not met.
This may be due to a setup or hold violation.
Constraint
| Requested | Actual
| Logic
|
|
| Levels
NET "dcm_clk_s" PERIOD = 20 nS HIGH 5 0 1N/A
| N/A
| N/A
.000000 %
I
I
I
PERIOD analysis for net "dcm_0/dcm_0/CLK0120.000ns 111.518ns 15
_BUF" derived from NET "dcm_clk_s" PERIO |
|
|
D = 20 nS HIGH 50.000000 %
I
I
I
All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the
constraint does not cover any paths or that it has no requested value.
Generating Pad Report.
All signals are completely routed.
Total REAL time to PAR completion: 1 mins 17 secs
Total CPU time to PAR completion: 1 mins 16 secs
Peak Memory Usage: 147 MB
Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.
Writing design to file system.ncd.
PAR done.
55
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
