The primary RAM consists of a “looping” and “one-shot” sections. The looping pattern
allows for a repetitive idle pattern or specific data patterns. Constant Idle is transmitted
through the looping pattern to the DUT. The constant idle pattern helps the DUT to
acquire synchronization and alignment, thus reducing the risk of Local and Remote
faults. The “one-shot” pattern is used for transmission of a specific data pattern. The one
shot pattern is the test sequence, “one-shot” pattern can be transmitted when the tester
desires (via a signal from the PowerPC control interface). The end of the looping pattern
is indicated by Flag bits. The most significant data bit stored is the Flag bit. When the
Flag bit is seen, the system exits the “one-shot” pattern and the RAM pointer returns to
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
while in the looping pattern if the flag bit is seen, the RAM address pointer returns to the
beginning of the RAM. If the fire_one_shot signal is high, when the end of the looping
pattern is reached, the address pointer jumps to the address of the beginning of the one-
shot sequence, and the RAM is read from the one-shot section until the flag bit is
observed again.
The secondary RAM is an entire one-shot pattern store. It can be configured to transmit
on manual intervention from the PowerPC control interface, or can be configured to
transmit upon reception of a frame. Once a flag bit is seen, the RAM pointer returns to
the primary RAM. The Secondary RAM has not been implemented yet. This can be
designed in the future as per the requirements of the test suite development.
Primary RAM
Flag bit
identifies the ^
end of the
looping pattern
Flag bit
identifies the
end of
One-Shot
pattern
Looping Pattern
3 8 2 3 3 8 * 8 X 8 X 8 8 3 * 2 0
Dostları ilə paylaş: